VHDL for FPGA design

From Wikiversity

(Redirected from EE 215 VHDL for FPGA Design)

Jump to navigation Jump to search

It is a course of Electronic engineering

Level 1

Term 1

Syllabus[edit | edit source]

Unless otherwise noted, all courses in this curriculum are Wikibooks modules, not wikiversity course modules.

EE 215

Lecture plan[edit | edit source]

Lab Materials[edit | edit source]

VHDL for FPGA Design - Principles and Practices

Reference books[edit | edit source]

Online resources[edit | edit source]

VHDL Tutorials for beginners

Learning projects[edit | edit source]

Research projects[edit | edit source]

News[edit | edit source]

Wikiversity activities[edit | edit source]

Active participants[edit | edit source]

To do[edit | edit source]

See also[edit | edit source]

Retrieved from "https://en.wikiversity.org/w/index.php?title=VHDL_for_FPGA_design&oldid=2190989"

Electronic engineering