Verilog programming in plain view

From Wikiversity
Jump to navigation Jump to search

Basic Features of Verilog[edit | edit source]

Design Levels of Abstraction[edit | edit source]

  • Modeling Overview (pdf)
  • Gate-Level Modeling (pdf)
  • Dataflow Modeling (pdf)
  • Behavioral Modeling (pdf)

Simulation Timing[edit | edit source]

  • Timing Model (pdf)
  • Assignments and Delays (pdf)
  • Blocking & NonBlocking Assignments
  • Assignments With Delays



go to [ Electrical_&_Computer_Engineering_Studies ]

Retrieved from "https://en.wikiversity.org/w/index.php?title=Verilog_programming_in_plain_view&oldid=1807090"