UTPA STEM/CBI Courses/Microprocessor Systems/Cache Memory Design

From Wikiversity
Jump to navigation Jump to search

Course Title: Microprocessor System Design

Lecture Topic: Cache Memory Design

Instructor: Dr. Yul Chu

Institution: University of Texas - Pam American

Backwards Design[edit | edit source]

Course Objectives

  • Primary Objectives- By the next class period students will be able to:
    • Understand how the mapping function works.
    • Understand how the replacement policy works.
    • Understand how the writing policy works.
  • Sub Objectives- The objectives will require that students be able to:
    • Understand how the read memory operation works.
    • Understand how the write memory operation works.
  • Difficulties- Students may have difficulty:
    • To understand how to access cache memory with memory address.
    • To understand how to replace the block data from memory to cache memory.
  • Real-World Contexts- There are many ways that students can use this material in the real-world, such as:
    • Intel x86 CISC microprocessor
    • MIPS 2000 RISC processor

Model of Knowledge

  • Concept Map
    • text
    • text
    • text
  • Content Priorities
    • Enduring Understanding
      • text
      • text
      • text
    • Important to Do and Know
      • text
      • text
      • text
    • Worth Being Familiar with
      • text
      • text
      • text

Assessment of Learning

  • Formative Assessment
    • In Class (groups)
      • text
      • text
    • Homework (individual)
      • text
      • text
  • Summative Assessment
    • text
    • text

Legacy Cycle[edit | edit source]

OBJECTIVE

By the next class period, students will be able to:

  • text
  • text
  • text

The objectives will require that students be able to:

  • text
  • text
  • text


THE CHALLENGE

text

GENERATE IDEAS

text

MULTIPLE PERSPECTIVES

text

RESEARCH & REVISE

text

TEST YOUR METTLE

text


GO PUBLIC

text

Pre-Lesson Quiz[edit | edit source]

  1. question
  2. question
  3. question
  4. question
  5. question
  6. question
  7. question
  8. question
  9. question
  10. question
  11. question
  12. question
  13. question
  14. question
  15. question
  16. question
  17. question
  18. question
  19. question
  20. question

Test Your Mettle Quiz[edit | edit source]

  1. question
  2. question
  3. question
  4. question
  5. question
  6. question
  7. question
  8. question
  9. question
  10. question
  11. question
  12. question
  13. question
  14. question
  15. question
  16. question
  17. question
  18. question
  19. question
  20. question
Retrieved from "https://en.wikiversity.org/w/index.php?title=UTPA_STEM/CBI_Courses/Microprocessor_Systems/Cache_Memory_Design&oldid=2591100"